Abstract-Digital PID controller is one of the most powerful and efficient controller, which is widely used in industrial control systems. PID controllers can be implemented through either by microprocessors or they can be implemented through FPGA. FPGA based PID controllers are more advantageous in terms of speed and power consumption as compared to software based. Here we design two diverse realizations of FPGA based digital PID controller. One realization is multiplier based which needs multipliers for its implementation and other realization is multiplierless, which is implemented through Distributed Arithmetic Look Up Table (DALUT) method. Distributed arithmetic is an efficient technique to compute inner products using Look Up Tables (LUT) . DALUT based PID controller is more efficient because it utilizes less power and hardware resources. Both realizations are simulated in Matlab/Simulink environment. Xilinx SysGen is used to translate both the realizations to bit stream which then can be synthesized, implemented and downloaded to the target FPGA using Xilinx ISE Project Navigator. The results obtained are very helpful for comparative analysis of both the realizations.
I. INTRODUCTION
PID Controller is one of the most common types of feedback controllers in dynamic systems. Conventionally, we use microcontrollers or microprocessors for implementation of digital PID controller. The memory holds the application programs while the processor fetches, decodes and executes the program instructions. The method has a disadvantage in speed of operation because operation depends on software which has a sequence of instructions and commands which needs many machine cycles to execute [1] .
On the other hand FPGA based PID controller are hardware compatible and can be reconfigured according to the requirement which gives advantages in terms of speed and power consumption. But direct implementation of PID controllers on FPGA requires multipliers which requires large number of slices on FPGA. This is the main drawback of multiplier based PID controller [2] .
Distributed Arithmetic (DA) architecture, which was first purposed by Peled and Liu in 1974, can be used to implement multiplierless FPGA based PID controller [3] . The implementation involves look up tables which provides the more flexible and efficient implementation [4] .
II. PID CONTROLLER
The proportional, integral and derivative control combines to make a PID controller. The design needs more additions or subtractions and multiplications or divisions as complexity increases [5] .
Following [6] , the general PID equation is given as: Taking laplace transform of (1) we get [7] :
Now the transfer function of PID controller is:
Discretized equation (3) we get:
Comparative Analysis 
A. Distributed Arithmetic (DA)
Distributed Arithmetic (DA) is a bit-serial algorithm which performs efficient multiplication by using LUT's [8] . Let us consider sum of product (SOP)calculation as:
where
Now assuming that it is a 2's complement fractional number and representing x k bit-wise format so we get: 
B. DA based PID Controller
The hardware optimization is the key step involved in implementation of PID on FPGA. DA based PID controller is area efficient as it can fit on very small FPGA chips. This will reduce the cost and improve the efficiency of system [9] .
Let us consider equation (1) in which we cannot implement derivative control purely because it will amplify noise. So its gain must be limited. So in this way noise can be reduced. As in [10] , approximating the D sT in equation (2) as follows:
This approximation is correct for the low frequencies while at high frequencies the gain is limited by N ranges from 3 to 20. While working with analog controller we have to limit the derivative controller gain. Later it was found that only a fraction 'f' of the command signal act on the proportional gain. Now improved PID algorithm is given by:
Now discretized the above equation we get:
Now by using the DA algorithm the above equations are the form of:
where T is the sampling time.
The results of ( )
Can be pre-calculated and stored in respective LUT's denoted as The contents of these LUT's are: Fig. 2 and 3 respectively.
Step response of the two realizations are shown in figure 4 and 5. These responses clearly shows that the time response of DALUT based PID Controller is much better because it has small rise time as compared to Multiplier based PID controller. Fig. 6 and 7 shows the comparison of synthesis report for both PID controllers. The synthesis report is generated using Xilinx ISE tool for Spartan 3E [11] , [12] . It provides the information about slices, Flip-Flops, Input Output blocks, LUT's and Multipliers. We can see that Multiplier based PID controller requires large number of hardware resources as compared to DALUT based PID controller. DALUT based controller requires 178 Slices as compared to 406 slices and 132 Flip Flops as compared to 350.
IV. CONCLUSION
FPGA based PID controllers are more advantageous than conventional microprocessor based PID controllers due to high speed and low power consumption. Two realizations of FPGA based PID controller are considered, one is multiplier based and other is DALUT based. Implementation of Multiplier based PID controller requires large number of hardware resources , power consumption and poor step response whereas DALUT based PID controller is a compact design with optimal utilization of hardware resources, less power consumption and a good quality step response. DALUT based PID controller reduces the cost of FPGA design because Look Up Tables are utilized to improve performance of multiplication operation. DALUT based implementation utilizes only 43% hardware resources as compared to Multiplier based PID controller. Due to flexibility of Look Up Tables DALUT based PID controller can be extended to accommodate adaptive algorithm.
